Variant X-Tree Clock Distribution Network and Its Performance Evaluations by Xu, Zhang et al.
IEICE TRANS. ELECTRON., VOL.Exx–C, NO.xx XXXX 200x
1
PAPER
Variant X-Tree Clock Distribution Network and Its
Performance Evaluations∗∗
Xu ZHANG†∗, Xiaohong JIANG†, Nonmembers, and Susumu HORIGUCHI†, Member
SUMMARY The evolution of VLSI chips towards larger die
size, smaller feature size and faster clock speed makes the clock
distribution an increasingly important issue. In this paper, we
propose a new clock distribution network (CDN), namely Vari-
ant X-Tree, based on the idea of X-Architecture proposed re-
cently for efficient wiring within VLSI chips. The Variant X-Tree
CDN keeps the nice properties of equal-clock-path and symmet-
ric structure of the typical H-Tree CDN, but results in both a
lower maximal clock delay and a lower clock skew than its H-
Tree counterpart, as verified by an extensive simulation study
that incorporates simultaneously the effects of process variations
and on-chip inductance. We also propose a closed-form statistical
models for evaluating the skew and delay of the Variant X-Tree
CDN. The comparison between the theoretical results and the
simulation results indicates that the proposed statistical models
can be used to efficiently and rapidly evaluate the performance
of the variant X-Tree CDNs.
key words: Clock Distribution Network (CDN), Variant X-
Tree, X Architecture, H-Tree, clock skew
1. Introduction
Clock signals that operate at the highest speed of any
signals within a VLSI chip play a central role in the de-
sign of modern digital synchronous systems. The evo-
lution of VLSI chips towards larger die size, smaller
feature size and faster clock speed makes the clock
distribution an increasingly important issue [10]. The
clock distribution networks (CDNs), which are used to
distribute clock signals to synchronize the data flows
among different data paths, can significantly affect the
overall system performance and reliability.
To evaluate the performance of a CDN, we usually
need to study the maximum clock delay and clock skew
of it, where the clock skew is defined as the difference
between the maximum clock delay and the minimum
clock delay among all clock paths (interconnects) in the
CDN. The clock skew arises mainly from unbalanced
delays due to the unequal clock path lengths between
clock source and different modules as well as from pro-
cess variations that cause clock path delay variations
[10].
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The critical issues concerning with the design of
clock distribution network are to achieve a low clock
delay and the minimum or a useful skew in most cases
with the minimum buffer size and wire length. The
well-balanced H-Tree CDN has been widely adopted
to eliminate the skew caused by unequal clock path
lengths [9], where the uncontrollable clock skew mainly
comes from the variations in process parameters that
affect the interconnect impedance/capacitance and, in
particular, any distributed buffers or amplifiers [3],
[9]. Extensive research efforts have been devoted to
studying and modeling the impacts of process varia-
tions upon the clock skew of a CDN, see, for example,
[9], [12], [13].
Although H-Tree is attractive for clock distribu-
tion due to its small clock skew and a relatively sim-
ple implementation, it usually results in a long clock
path from the clock source to each sink (clock termi-
nal). Thus, an H-Tree CDN usually causes a higher
clock delay.
Mesh or grid is also a popular architecture for dis-
tributing clock signals on a chip. It uses inherent re-
dundant interconnects created by loops to smooth out
undesirable variations between signal nodes spatially
distributed over the chip, and thus results in a lower
clock skew. However, the mesh/grid CDN usually oc-
cupies a larger wiring area, and consumes more power.
Such a condition is becoming worse with the increase
of modern VLSI chips’ area moreover.
Recently, X Architecture was proposed to wire in a
VLSI chip with considerably shorter wiring length than
that of traditional Manhattan wiring architecture [2].
It has been demonstrated in [18] that the X Architec-
ture, which supports 45- and 135-degree wires as well
as the vertical and horizontal wires, can reduce as high
as 29% of the wire length required by the simple Man-
hattan wiring architecture. As a result, the X Archi-
tecture becomes promising to considerably reduce the
delay and improve the overall performance of on-chip
interconnects.
In this paper, we extend the X Architecture to
clock distribution and propose a novel non-orthogonal
clock distribution network, namely Variant X-Tree,
which preserves the nice properties of equal-clock-path
and symmetric structure of the typical H-Tree CDN.
We will analyze the detail layout and construction fea-
tures of the Variant X-Tree CDN. The simulation re-
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sults show that the Variant X-Tree CDN is able to
achieve both a lower maximal clock delay and a lower
clock skew than its H-Tree counterpart. We also intro-
duce a statistical performance evaluation model that is
able to estimate its performance rapidly with statisti-
cal analysis method while considering the process vari-
ations. Experiment results indicate that the proposed
model is effective to serve as an upper bound of perfor-
mance. Moreover, it can also be integrated into design
flow expediently for a set of closed-form equations are
derived based on this model.
The rest of this paper is organized as follows. Some
preliminaries about X Architecture are introduced in
Section 2. The layout and construction features of Vari-
ant X-Tree CDN are presented in Section 3, and the
statistical performance model is described in Section
4. The experiment methodology of performance eval-
uation is introduced in Section 5. Section 6 provides
the simulation results and discussions, and finally, the
Section 7 concludes this paper.
2. X Architecture
Within traditional VLSI chips, interconnects have been
routed using so-called Manhattan architecture, namely,
only the vertical wires and horizontal wires are permit-
ted in a chip. The X Architecture that belongs to non-
Manhattan architecture [14] was proposed recently for
efficient integrated circuit wiring based on the pervasive
use of diagonal wires [2]. The X Architecture applies to
the chips with at least five layers of metal, as illustrated
in Fig.1(a), where its fourth and fifth metal layers (i.e.,
M4 and M5) are rotated by 45- and 135-degrees, respec-
tively, and its M1 to M3 layers remain Manhattan and
can be implemented by using available standard cells
and hard IP in conjunction with the diagonal wiring.
The concept of X Architecture is simple and its
benefits are clear. Compared to the traditional Man-
hattan architecture, it can shorten wiring by up to 17%
(the maximum reduction of 29% theoretically) across a
die [6] in a average case. The utilization of X Architec-
ture is becoming popular, some VLSI chips based on X
Architecture have been released (e.g., a GPU chip by
ATI in 2005 and a 10Gb Ethernet chip by Teranetics
in 2006) according to [2]. Design rules and EDA tools
that support X Architecture are also available.
Notice that the above simple preferred-direction
implementation of the X Architecture will likely in-
crease the number of vias and cause extra interconnect
delay despite the reduction in overall wire length. It
was suggested recently to combine the techniques of X-
aware placement and liquid routing (i.e., wiring with
all eight compass directions in all layers) to take the
full advantages of X Architecture [2].
Fig. 1 (a) Preferred direction in X Architecture (b) Non-
preferred direction support in M4 and M5
3. Variant X-Tree CDN
Since the X Architecture is promising in reducing the
wire length and thus the interconnect delay, we expect
that the performance of clock distribution can be im-
proved if the X Architecture is applied to the design of
a clock distribution network.
To support our new CDN, in this paper, we make
an assumption that all the eight directions wiring (in-
cluding preferred directions and non-preferred direc-
tions) can be permitted on VLSI chip wiring. An ex-
ample that non-preferred directions are also supported
in M4 and M5 is illustrated as Fig.1(b).
In this section, we first introduce the basic unit
of Variant X-Tree based on X Architecture. We then
study the detail layout features of Variant X-Tree CDN.
3.1 Basic Unit of Variant X-Tree CDN
We apply the building fashion of the well-known H-
Tree CDN to the construction of new CDN based on X
Architecture. It is notable, however, that we can not di-
rectly apply the X Architecture for wiring to construct
an X-Tree in a recursive way as that of H-Tree, because
the overlapping among the 45-degree and 135-degree
wires increase sharply with the increase of supported
clock sinks. Here, we propose a scalable approach to
constructing large scale CDNs based on an extension
of X Architecture (we refer to this new CDN as Vari-
ant X-Tree CDN hereafter).
Fig. 2 The basic unit of Variant X-Tree
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The main idea of Variant X-Tree CDN is to define
a basic unit (the minimum unit) for clock distribution
of 4 sinks first, as portrayed in Fig.2. The parameter a
in Fig.2 is just a half of the distance between two sinks
and b is the offset distance relative to sinks horizon-
tally, where the parameter b must satisfy the following
inequality (1) to guarantee the connectivity between
two adjacent network levels.
b ≥ 2
√
2 · Pmin (1)
where Pmin is the minimum permitted pitch of inter-
connects within a VLSI chip.
Based on the basic unit illustrated in Fig.2, we can
construct a large scale Variant X-Tree CDN recursively
based on the similarity of H-Tree CDNs. Fig.3 shows
a level 6 Variant X-Tree CDN which distributes clock
signal to 26 = 64 clock sinks.
Fig. 3 A Variant X-Tree CDN with 64 sinks (level=6)
According to the Fig.2 and the Fig.3, the length of
clock path that starts from clock source to each clock
sink is equal obviously like H-Tree CDN. The demerit
of Variant X-Tree CDN is that the distance between
sinks is not always equal and it is axis-symmetry. But
the isometry of Variant X-Tree CDN can be achieved
approximately when the distance between sinks (geo-
metric parameter a) becomes enough far and b is set to
the minimum value.
3.2 Construction Features of Variant X-Tree CDN
It is necessary to study the detail construction features
in order to build a large scale CDN based on the ba-
sic unit of Variant X-Tree. In this subsection we de-
scribe some important layout properties of Variant X-
Tree CDN.
Observation 1: To generate a Variant X-Tree
with a shorter clock path length than its H-Tree coun-
terpart, the following inequality must be satisfied.
b < 2(2−
√
2) · a (2)
Proof. According to the construction rule of H-Tree
CDN and Variant X-Tree CDN, we can see easily that
the clock path length (L(n)H−Tree) of a n-level H-Tree
CDN † is given by (3), while the clock path length
(L(n)X−Tree) of a Variant X-Tree CDN is given by (4),
respectively.
L
(n)
H−Tree = (2
1+n/2 − 2) · a (3)
L
(n)
X−Tree =
1
2 (2
n/2 − 1) · (2√2a+ b) (4)
Obviously, to obtain a shorter clock path than that
of H-Tree, we need
L
(n)
X−Tree < L
(n)
H−Tree
that yields Inequality (2).
Observation 2: The construction levels that can
be achieved recursively in one metal layer do not exceed
2 in Variant X-Tree CDN.
Proof. Consider that two levels Variant X-Tree CDN
has been constructed in a layer as portrayed in Fig.4,
where h1 is the distance between the branch connecting
next level and right-bottom branch of level-2, h2 is the
distance between the left-bottom branch of level-1 and
the right-bottom branch of level-2. h(n)1 and h
(n)
2 of n-
level CDN can be computed with geometry constraints,
h
(n)
1 = 2
n
2 ·
√
2
4 b (5)
h
(n)
2 = 2
n
2
√
2a+2
n
2 ·
√
2
4 b (6)
Clearly, here h(n)1 is smaller than h
(n)
2 . Therefore, it
results in a intersection when a complete level-2 Vari-
ant X-Tree CDN connects the next level in the same
metal layer. It demonstrates that the next level Vari-
ant X-Tree can not be routed in the same metal layer.
Thus the maximum levels of complete Variant X-Tree
that can be achieved in one layer should be 2 at most.
Additionally, Observation 2 can be proved intuitively
from Fig.4.
Observation 2 indicates that there are 16 clock
sinks (terminals) in one metal layer at most, so we
can determine the maximum number of supported clock
sinks if the number of routing metal layers of CDN is
specified. For examples, the sinks can be as many as
256 when Variant X-Tree CDN is wired in 2 metals,
1024 sinks for 3 metal layers and 4096 for 4 metal lay-
ers. Therefore we consider that it is enough for most
of CDNs and suitable to the semi-global or global clock
distribution on a VLSI chip.
†H-Tree CDN can be considered as a Variant X-Tree
CDN where the distance of clock sinks is 2 · a, b=0 and no
diagonal wires are permitted. Note the vertical distance of
sinks in Variant X-Tree CDN is also 2 · a.
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1h
2h
Connect  next level
Fig. 4 Wire intersection occurs in one layer when more levels
are constructed
Furthermore it is notable that we can connect two
2-levels Variant X-Tree with horizontal/vertical wires
rather than orthogonal wires so as to obtain 64 termi-
nals in one metal layer without the occurrence of wire
intersection. In other word, we can construct a Variant
X-Tree CDN with 512 clock sinks in two metal layers by
connecting two level-6 CDN using a horizontal/vertical
wire. Moreover, with this idea, we can derive a hy-
brid CDN that combines the topology of Variant X-
Tree and H-Tree and maximize the number of clock
sinks of a CDN. Fig.5 shows such a CDN that adds
one H-Tree level after constructing two levels of Vari-
ant X-Tree CDN. Thus we have the following corollary:
Fig. 5 A hybrid CDN with 2-levels Variant X-Tree and 1-level
H-Tree link
Observation 3: A hybrid CDN with 2-levels Vari-
ant X-Tree and 1-level H-Tree link supports 64 termi-
nals in one metal layer.
So we can construct a larger size CDN with this
hybrid Variant X+H Tree structure while making the
number of metal layers routed small.
The rules mentioned above enables to choose
proper type of CDN depending upon the number of
clock sinks and the available wiring metal layers.
4. Statistical Performance Analysis Model
As the CMOS technology advances into the nanometer
feature size and multi-gigahertz regime and with the
adoption of Cu-based on-chip interconnects, the perfor-
mance of VLSI circuits is getting more sensitive to the
process variations. Process variations can significantly
impact both devices and interconnect performance so
as to affect the circuit performance (especially for clock
distribution network). Traditional corner-based anal-
ysis could be conservative [8]. The statistical timing
analysis becomes important in the last few years. In
this section, we propose a statistical performance evalu-
ation approach for Variant X-Tree CDN in order to give
designers a guideline for estimating the performance of
CDN in initial design stage.
4.1 Statistical Performance Evaluation Model
The authors in [13] proposed a statistical skew model-
ing for general clock distribution network in a bottom-
up manner. Specially, a closed-form model of clock
skew and maximum clock delay is also presented for
a well-balanced H-Tree CDN.
For the Variant X-Tree CDN (even the hybrid
CDN—Variant X+H Tree proposed in this paper), the
statistical performance model in [13] can also be appli-
cable because the Variant X-Tree CDN is a binary clock
tree essentially and well-balanced like that of H-Tree.
We thus adopt this statistical performance model to
estimate the performance of Variant X-Tree CDN. The
statistical performance model is concluded as follows.
In Fig.6, ξ, η and χ are defined as the maximum
delay, the minimum delay and clock skew at the in-
tersection node of two branches respectively. d is the
delay of clock paths (branches of CDN) that connects
different nodes. Then for a N level Variant X-Tree, let
1lSink
2lSink
1rSink
2rSink
1ld
2ld
1rd
2rd
( , , )l l lξ η χ ( , , )r r rξ η χ
 
Ld  Rd
 
( , , )ξ η χ
Fig. 6 Illustration of basic unit of variant X-Tree for statistical
performance analysis
di, i = 0, · · · , N be the actual delay of branch i of a
clock path. The mean values and the variances of the
maximal clock delay, ξ, and the minimal clock delay,
η, of the Variant X-Tree are then given by following
equations:
E (ξ) =
N∑
i=0
E (di)
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+
1√
pi
N∑
i=1
√√√√ i∑
k=1
(
pi−1
pi
)k−1 ·D (dN−i+k) (7)
E (η) =
N∑
i=0
E (di)
− 1√
pi
N∑
i=1
√√√√ i∑
k=1
(
pi−1
pi
)k−1 ·D (dN−i+k) (8)
D (ξ) = D(η) =
N∑
i=0
(
pi − 1
pi
)i
·D (di) (9)
The expected clock skew E(χ)and skew variance D(χ)
of the N level Variant X-Tree CDN are given by:
E (χ) = E (ξ)− E (η)
=
2√
pi
N∑
i=1
√√√√ i∑
k=1
(
pi−1
pi
)k−1 ·D (dN−i+k)(10)
D (χ) = D (ξ) +D (η)− 2 · ρ ·
√
D (ξ) ·D (η)
= 2 · (1− ρ) ·
N∑
i=0
(
pi − 1
pi
)i
·D (di) (11)
Where E(·) and D(·) represent the mean value and the
variance of a random variable, respectively, ρ is the cor-
relation coefficient of ξ and η, and ρ can be recursively
evaluated for a network. The closed-form expressions
(7)-(11) indicate clearly how the clock skew and the
maximal clock delay are accumulated along the clock
paths and with the increase of Variant X-Tree CDN’s
size.
4.2 Variance Estimation for a Branch in CDN
The delay variance of a clock path can be determined
in term of variances of these independent random vari-
ables. To make the problem practicable, we assume
that process variations of devices and interconnect are
independent. Thus we can the delay variance as de-
scribed in [13].
To analyze the delay in the presence of process
variations rapidly, the authors in [4] proposed a statis-
tical model that discards higher order terms while does
not result in a loss of accuracy. The proposed models
enable closed-form computation of means and variances
of interconnect delay for given magnitudes of relevant
process variations. Therefore we can also adopt this
model for efficient analysis (means and variances) of
interconnect delay.
Note that considering the correlation of parameters
can lead to more accurate result, but this correlation
is neglected here for simplified computation. Accord-
ing to [5], [13] the correlation will lead the path delay
in the same chip tending to be a positive dependent.
Neglecting it will guarantee that the expected values of
skew and maximal clock delay are still kept as a upper
bound. It will be shown that the model is effective by
the experiment results in Section 6 under such a case.
5. Methodology of Performance Evaluation
To verify the performance improvement of Variant X-
Tree CDN and the proposed statistical performance
model, we conducted some simulations in presence of
process variations. In this section, we first introduce
the considerations about process variations and the de-
lay calculation method, we then describe the simula-
tion setups and parasitics extraction method related
to delay calculations. Finally, we show the parameters
setting issue.
5.1 Process Variations
In the manufacturing process of a VLSI system, some
uncertainties (process variations) may arise due to
the parameter fluctuations of devices or environment,
which make the overall performance of the system
varies with these inherent and unavoidable fluctuations.
In general, the parameter fluctuation consists of inter-
die parameter fluctuation and intra-die parameter fluc-
tuation. The former one is the results of lot-to-lot
and wafer-to-wafer variations of parameters related to
equipment properties, wafer polishing and wafer place-
ment, and it usually affects every element on a chip
equally. On the other hand, the intra-die parame-
ter fluctuation, such as the resist thickness fluctuation
across wafer and the aberrations in stepper lens, usually
affects the elements of a chip unequally and it produces
a non-uniformity of electrical characteristics across the
chip.
The process variations may affect both the geome-
try parameters of devices (e.g. inverter) and the geom-
etry parameters of interconnects (such as length, width
and thickness) in VLSI systems. In nanoscale process
or deep sub-micromicron (DSM) process, the parame-
ter fluctuations impose a growing threat to the system
performance, especially for the gigascale interconnec-
tion systems where the polysilicon gate length has de-
creased below the wavelength of light used in the optical
lithography process [7]. It is predicted that in a 130nm
technology [17], the variation magnitude in gate length
of n-MOS and p-MOS can be as high as 35% (specified
by the fraction 3δ/µ, where δ and µ are the standard
derivation and mean of gate length, respectively).
In this paper, we consider both the interconnect
parameters variation and device parameters variation
in our analysis. For a parameter, its variation σ can be
generally modeled as:
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σ = σInter−die + σIntra−die,global
+σIntra−die,local + ε (12)
where σInter−die, σIntra−die,global, σIntra−die,local are
its inter-die variation, location-dependent global intra-
die variation and local intra-die variation, respectively,
and ε is a random component.
5.2 Interconnect Delay Calculation
As the interconnect length and operating speed en-
tered the nanoscale regime and gigascale regime, re-
spectively, the inductance component becomes compa-
rable to resistance component in circuits of VLSI (spe-
cially for Cu-based interconnect technology with a low
resistance) [11]. Thus, the more advanced RLC model
should be adopted to fully analyze the real performance
of modern CDNs.
In this paper, we calculate the delay of clock path
in CDN with the distributed RLC model proposed in
[11] and an empirical RLC delay equation based on
curve-fitting was derived as Equation (13):
t50% = (e−2.9ζ
1.35
+ 1.48ζ)/$n (13)
where
$n =
1√
Lint(Cint + CL)
(14)
ζ =
Rint
2
√
Cint
Lint
RT + CT +RTCT + 0.5√
1 + CT
(15)
RT = Rs/Rint (16)
CT = CL/Cint (17)
CL is the load capacitance and Rint, Cint, and Lint are
the total line resistance, capacitance, and inductance,
respectively.
Similar to H-Tree CDN, a Variant X-Tree CDN
can also be represented by a binary tree, and the total
delay of a clock path from source to a sink can be cal-
culated by summarizing the delay of all branches along
this path. For a Variant X-Tree CDN, we make a sup-
pose that an inverter is inserted into each branch to
drive the downstream interconnect (see an example il-
lustrated in Fig.3, inverters in different branches are
not illustrated). Thus, we can apply the Equation (13)
for RLC delay calculation.
5.3 Simulation Setup
To fully investigate the performance improvements of
Variant X-Tree CDN compared to H-Tree CDN in pres-
ence of process variations, we consider here two types of
CDNs: a Variant X-Tree CDN (we refer to it as CDN-X
hereafter) and an H-Tree CDN (abbreviated as CDN-
H hereafter). Both of them are oriented global clock
distribution and used to distribute clock signals to dif-
ferent processor elements (PEs) in a SoC/NoC chip.
For each clock signal wire in both CDN-X and
CDN-H, a ground line and a power line will be placed
on either side of it as illustrated in Fig.7.
Power
Clock
Ground
pitch
Fig. 7 Routing structure of clock wire and P/G wires
Since the main target of this paper is to investigate
the effects of process variations and inductance upon
the H-Tree CDNs, so we assume in our simulation that
the power grid is ideal (i.e., it is free of IR-drop,voltage
fluctuation, etc).
The main steps for simulation are summarized as
the follows.
(1) Determine the layout of H-Tree CDN.
(2) Generate independent random data set that follows
the Gaussian distribution.
(3) Map the random data to fluctuations of physical di-
mensions of interconnects and device parameters.
(4) Compute electrical parameters.
(5) Compute the delay of each clock path in the clock
distribution network.
(6) Find the minimum/maximum delay and skew.
(7) Evaluate the mean values of the maximum delay
and clock skew, and their standard deviations.
To get a stable estimations of the maximum clock de-
lay and clock skew, all simulations are conducted one
million times.
5.4 Parasitics Extraction
The Equations (4)-(7) indicate that we need to extract
the parasitic parameters (resistance, capacitance and
inductance) for the evaluation of interconnect delay.
The interconnect resistances Rint can be simply
evaluated as Rint = r · l/w, where r, l and w are the
resistance of unit length interconnect, the interconnect
length and interconnect width, respectively.
For the evaluation of capacitance, we adopt a
quasi-3D on-chip capacitance model proposed in [16]
to calculate interconnect capacitance. The main idea
of this capacitance model is to decompose a 3D wire
structure into a series of 2D segments to achieve an ef-
ficient and accurate capacitance extraction for the 3D
wire. The capacitance between crossover wires (even for
non-orthogonal wires) can be calculated using Equation
(18) with the proposed concept effective width (Weff ):
Ccross =Weff (90◦) csc(φ)Cself (18)
where φ is the rotation angle of crossover wires. The
authors have shown that an excellent agreement exists
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between their results and that of the 3D capacitance
solver.
Finally, we need calculate the inductance used
in the RLC delay model. Notice that it is usually
formidable to extract the accurate interconnect induc-
tance, because the current return path is very compli-
cated in a real chip. To make the evaluation of intercon-
nect inductance tractable, we adopt here the formulas
proposed in [15] to extract the inductance. Thus, the
loop inductance (Lloop) of the clock signal wire inter-
connects is given by following Equation (19) depending
upon their routing structure:
Lloop = Lself clock+Lself power−2Mclock power(19)
where Lself clock and Lself power are the self inductance
of clock and power wire, respectively,and they can be
evaluated by the Equation (19). TheMclock power is the
mutual inductance between the clock and power wires,
and it can be calculated using the formulas of mutual
inductance proposed in [15].
5.5 Parameters Setting
For the simulation of CDN-X and CDN-H used for
global clock distribution to different processor elements
(PEs), we assume the geometric parameters of CDN-X
as a=0.12mm and b=10µm, the distance between PEs
in CDN-H is set to 0.24mm †. The input capacitance
(load capacitance) of each PE is assumed to be 0.1pF
[13], and the width of power/ground wire is assumed to
be the same as that of the clock signal wire. The pitch
of power line and ground line is set to be 1.5µm.
Our simulation will be conducted based on a 70nm
Cu CMOS technology under the Berkeley Predictive
Technology Model (BPTM) [1]. We suppose that a
100X size inverter is inserted into each branch of an
H-Tree CDN, and the mean values and standard devia-
tions of some key parameters are summarized in Table
1. Where tox is the gate oxide thickness, µ is the charge
Table 1 Mean values and standard deviations of major process
parameters
Parameter VTN (V) VTP (V) tox(
◦
A) µN (cm
2/V · s)
Mean 0.2 -0.22 25 600
SD 0.01 0.011 12.5 30.0
Parameter t(nm) w(nm) fox(nm) µP (cm
2/V · s)
Mean 600 450 800 140
SD 30 22 40 7.0
carrier mobility, VT is the threshold voltage, the inter-
connection line is with width w and thickness t on an
oxide layer of thickness fox. The calculation of output
resistance Rs of inverter is the same as that of [13], and
†Note that the distance between PEs in CDN-H is equal
to the vertical distance between PEs in CDN-X.
the evaluation of parasitics capacitance Cp is based on
the equations proposed in [19].
The fluctuations of geometry parameters of in-
verter and wire are all considered as the normal dis-
tribution and the magnitude of process variations is set
to a conservative value 15%††, i.e., the standard devia-
tion of a parameter is 5% of its nominal value.
6. Simulation Results
In this section, we first investigate the performance im-
provements of Variant X-Tree CDN compared to H-
Tree CDN, then we present the results data to validate
the proposed statistical performance analysis model.
6.1 Performance Improvement of Variant X-Tree
CDN
To study the performance improvement of Variant X-
Tree compared to H-Tree CDN in presence of process
variations, we simulated the mean values of the max-
imum/minimum clock delay and clock skew for both
CDN-X and CDN-H when the RLC model is adopted.
For two types of CDN with different size (deter-
mined by the number of PEs), the mean values of max-
imum clock delay and minimum clock delay are illus-
trated in Fig.8, and the corresponding results of clock
skew are summarized in Fig.9.
The Fig.8 and Fig.9 indicate clearly that the sim-
ulation results of both clock delay and clock skew of
Variant X-Tree (CDN-X) are very different from that
of H-Tree CDN (CDN-H). For example, we can see
from the Fig.8 and Fig.9 that the mean value of the
maximum delay and skew are 141.6ps and 12.2ps for
CDN-X, while their corresponding values for CDN-H
are 152.7ps and 13.6ps, respectively. Thus, for this ex-
ample, the Variant X-Tree CDN-X can cause about 7%
differences in the maximum delay estimation and about
12% difference in the clock skew estimation.
Similarly, the difference in the maximum delay is
8% and an improvement of 17% in clock skew can
be observed when the number of sinks reaches 1024
(level=10).
We contribute this as the decrease of clock path
length of Variant X-Tree CDN comparing with the H-
Tree CDN. It can be sure that performance of CDN
which adopts X-Architecture is improved. On the other
hand, that delay of clock signal and clock skew almost
have no change or a small alteration between two types
of CDN when the number of sinks in CDN keeping a
small level can also be seen from above illustrations.
††The magnitude of process variation (please refer to the
Section 5.1 for its definition) is predicted as high as 60% in
[17].
8
IEICE TRANS. ELECTRON., VOL.Exx–C, NO.xx XXXX 200x
2 4 6 8 10
0
50
100
150
200
250
300
350
400
450
500
550
600
650
700
 
 
M
ea
n 
va
lu
es
 o
f d
el
ay
 (p
s)
Level of CDN
 The maximum delay of CDN-H
 The minimum delay of CDN-H
 The maximum delay of CDN-X
 The minimum delay of CDN-X
Fig. 8 The maximum and minimum delay of CDNs (Variant
X-Tree CDN vs. H-Tree CDN)
2 4 6 8 10
0
10
20
30
40
50
60
70
M
ea
n 
va
lu
es
 o
f c
lo
ck
 s
ke
w(
ps
)
Level of CDN
 Clock skew of CDN-H
 Clock skew of CDN-H
Fig. 9 The clock skew of CDNs (Variant X-Tree CDN vs. H-
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6.2 Statistical Performance Evaluation
To verify the proposed statistical performance analysis
model of Variant X-Tree CDN, we also perform some
experiment simulations about CDN-X. In particular,
we simulated the mean values and standard deriva-
tions (SDs) of both the maximum clock delay and clock
skew and compared the simulation results with the the-
oretical results calculated from the proposed statisti-
cal model. Here, we performed the variance estimation
with respect to the process variations with the method
proposed in [4] for efficient calculation.
For CDN-X with different size (determined by the
number of PEs), the results of mean values of the maxi-
mum clock delay and clock skew based on the proposed
theoretical model and the Monte Carlo simulations are
summarized in Fig.10. We provide in Fig.11 the cor-
responding results of standard derivations of the max-
imum clock delay and clock.
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2 4 6 8 10
0
5
10
15
20
St
an
da
rd
 d
er
iv
at
io
ns
 o
f t
he
 m
ax
im
um
 d
el
ay
 a
nd
 s
ke
w
 (p
s)
Level of CDN
 Theoretical results (SD of the maximum delay) 
          based on the proposed model
 Theoretical results (SD of clock skew) 
          based on the proposed model
 Simulation results (SD of the maximum delay)
 Simulation results (SD of clock skew)
Fig. 11 Standard derivation of the maximum clock delay and
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The results in Fig.10 show that there is no big dif-
ference between the maximum clock delay estimation
and clock skew between the simulation results and the-
oretical results based on the propose statistical model.
For example, even for the large CDN-X network with
level 10, the estimations of the maximum clock delay
are 586.6ps and 632.7ps for simulation results and theo-
retical results respectively, while the corresponding es-
timations of the clock skew are 54.2ps and 57.8ps, so
the estimation differences of both the maximum clock
delay and clock skew between simulation results and
theoretical results are less than 7%. The above results
indicate that the statistical model proposed in this pa-
per is suitable for estimation of the maximum clock
delay and clock skew.
On the other hand, the estimation results of stan-
dard derivations of the maximum clock delay and clock
skew in Fig.11 show that for CDN-X network, the esti-
mation differences of standard derivations of the max-
imum clock delay and clock skew are much significant
than that of mean values of them. For example, the
maximum estimation difference of the maximum clock
ZHANG et al.: VARIANT X-TREE CLOCK DISTRIBUTION NETWORK AND ITS PERFORMANCE EVALUATIONS
9
delay’s SD is 17% in a level 9 CDN-X network, and the
corresponding results of clock skew’s SD is 13%. But
it is notable that the simulation results do not exceed
the theoretical results, namely, the theoretical results
(model) can considered as an upper bound at least.
The results in this section show that although there
are higher estimation differences of standard deriva-
tions with the statistical performance model proposed
in this paper, it keeps effective and can be applicable
in performance evaluation of Variant X-Tree CDN, es-
pecially in pre-design stage of a CDN.
7. Conclusions
In this paper, we present a novel non-orthogonal CDN
based on X Architecture for on-chip wiring. We also
conduct simulation to validate its performance when
both the process variations and inductance effects are
taken into account. Our simulation results indicate that
comparing to the traditional H-Tree CDN, the proposed
new CDN has the potential to improve the overall clock
distribution performance in terms of maximal clock de-
lay and clock skew.
We also study the layout features of Variant X-
Tree in detail. It enables to determine the proper size
Variant X-Tree clock distribution network with these
rules. A statistical performance evaluation model is
proposed as well. Experiment simulation results show
it is suitable to estimate the performance of a Variant
X-Tree in design stage can also be integrated into design
flow easily for its closed-form.
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